

FIG. 2




FIG. 3




FIG. 4





FIG. 5




148

101

TX_CLKA

159

158



tx_fs


+

cw

156


152

154




Loop Filter

tx_clk



Phase Detector

tx_fs



Pre-filter

tx_clk

FIG. 6




FIG. 150

The diagram illustrates a PLL system with the following components and connections:

- Input:** A signal from a "pre-filter or directly from the phase detector" enters the system.
- Gain Stages:**
 - The input signal passes through gain block **220** (gain K_0).
 - The output of 220 passes through gain block **222** (gain K_1).
- Feedback Loop:**
 - The output of 222 is fed into a summing junction **+** (block 226).
 - The output of the summing junction 226 is fed into a register **REG** (block 228).
 - The output of the register 228 is fed back to the summing junction 226.
 - The output of the register 228 is also fed back to the input of gain block 220.
- Output and Clocking:**
 - The output of the first summing junction **+** (block 224) is fed into a second register **REG** (block 230).
 - The output of the second register 230 is labeled **to NCO 158**.
 - The output of the second register 230 is also fed back to the input of the first summing junction 224.
 - The output of the second register 230 is labeled **tx_clk**.
 - The output of the first register 228 is also labeled **tx_clk**.

FIG. 10

```

graph TD
    Adder["+"]
    Register["REG"]
    Adder --> Register
    Register -- "tx_clk=msb (74)" --> Out1
    Register -- "μ (76)" --> Out2
    Register -- "lsb (78)" --> Out3
    Register --> Adder
    Out3 --> Adder
    
```

Fig. 11